JPH0460262B2 - - Google Patents
Info
- Publication number
- JPH0460262B2 JPH0460262B2 JP60053815A JP5381585A JPH0460262B2 JP H0460262 B2 JPH0460262 B2 JP H0460262B2 JP 60053815 A JP60053815 A JP 60053815A JP 5381585 A JP5381585 A JP 5381585A JP H0460262 B2 JPH0460262 B2 JP H0460262B2
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- signal
- wait
- clear
- lat
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5381585A JPS61213960A (ja) | 1985-03-18 | 1985-03-18 | Cpu間データ伝送装置 |
GB8603846A GB2173326B (en) | 1985-03-18 | 1986-02-17 | Data transmission system |
US06/830,101 US4831516A (en) | 1985-03-18 | 1986-02-18 | Data transmission system between a main CPU board having a wait signal generating latch and a plurality of CPU boards |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5381585A JPS61213960A (ja) | 1985-03-18 | 1985-03-18 | Cpu間データ伝送装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61213960A JPS61213960A (ja) | 1986-09-22 |
JPH0460262B2 true JPH0460262B2 (en]) | 1992-09-25 |
Family
ID=12953289
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5381585A Granted JPS61213960A (ja) | 1985-03-18 | 1985-03-18 | Cpu間データ伝送装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61213960A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2870837B2 (ja) * | 1989-08-25 | 1999-03-17 | 富士電機株式会社 | 中央演算処理装置の調停回路 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49107149A (en]) * | 1973-02-14 | 1974-10-11 | ||
JPS56108155A (en) * | 1980-01-31 | 1981-08-27 | Omron Tateisi Electronics Co | Protecting device for microprocessor |
JPS5878251A (ja) * | 1981-11-04 | 1983-05-11 | Toshiba Corp | デ−タ転送システム |
JPS59751A (ja) * | 1982-06-25 | 1984-01-05 | Hitachi Zosen Corp | 電子計算機の故障検出方法 |
-
1985
- 1985-03-18 JP JP5381585A patent/JPS61213960A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61213960A (ja) | 1986-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4096572A (en) | Computer system with a memory access arbitrator | |
KR970012145A (ko) | 데이타 프로세서와 그 작동 방법, 그 디버깅 작동 실행 방법 및 그 중단점 값 수정 방법 | |
JPS5847050B2 (ja) | 入出力割込みシステム | |
US4694393A (en) | Peripheral unit for a microprocessor system | |
JP2003150574A (ja) | マイクロコンピュータ | |
KR900015008A (ko) | 데이터 프로세서 | |
US6076160A (en) | Hardware-based system for enabling data transfers between a CPU and chip set logic of a computer system on both edges of bus clock signal | |
US5089953A (en) | Control and arbitration unit | |
US5247640A (en) | Dual access control system including plural magnetic disk control units and contention control circuitry | |
JPH0460262B2 (en]) | ||
JPH0433067B2 (en]) | ||
JPH0340417B2 (en]) | ||
KR0129793B1 (ko) | 태그 비트를 사용한 메모리 엑세스 장치 및 방법 | |
JP3093374B2 (ja) | 割り込みコントローラ | |
JPH05307491A (ja) | 多重化処理装置の切替方法および装置 | |
JPS6239792B2 (en]) | ||
JPH0721767B2 (ja) | エミュレーション方式 | |
JPH05282244A (ja) | 情報処理装置 | |
JPH0318207B2 (en]) | ||
KR940004578B1 (ko) | 슬레이브 보드 제어장치 | |
KR870001937Y1 (ko) | 멀티 버스를 사용한 컴퓨터에서의 ilbx를 이용한 듀얼포트 시스템 | |
JP3012402B2 (ja) | 情報処理システム | |
JPH0452983B2 (en]) | ||
JPH0724044B2 (ja) | Dmaアクセスが可能なコンピユータ・システム | |
JPS61180326A (ja) | ストリ−ミング磁気テ−プ装置の制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |